

A Framed Pulse Width Modulation Transceiver with Low Supply Voltage



Bong-Jin Kim¹, Woohyun Kwon², Jeu Lee¹, Hyeon-Min Bae¹
 KAIST School of Electrical Engineering¹, Point2Technology²




Power Reduction Approach

Low Power Vs. High-Speed Transceiver

Digital Circuitry





Low Supply



- Speed & Power Trade off

- Low VDD limits BW_{IC}


Pulse Amplitude Modulation4 (PAM4)



- Widely used, but based on analog circuits with more power
- Suitable Spectral Efficient Modulation is needed

Framed Pulse-width Modulation (FPWM) Transceiver


Time-Domain Modulation



Rail-to-Rail based Modulation


: Digitally Implementation

- Power reduction w/ Low supply



$$\text{Coding Gain} = \frac{\text{Data Rate}}{\text{Baud Rate}} = \frac{9 \text{ bits}}{6 \text{ UIs}} = 150\%$$


Transceiver Architecture



- 15Gbps(10GBaud) w/ 800mV
- Embedded PRBS Gen./Checker & Enc./Dec.
- DES in Rx & SER in Tx w/ 1-tap FFE
- SAMSUNG 28nm LP Process


Measurement Result & Die photo

FPWM Eye Diagram




* V.M. : Vertical Margin
H.M. : Horizontal Margin


Channel S₂₁ Parameter



BER Bathtub Curve



Microphotograph & Effective Area



Block	Area(mm ²)	Power(mW)
Tx	0.047	9.18
Rx	0.0461	8.24
DLL	0.0136	5.7
DTOP	0.02	0.8
Overall Blocks	0.1067	23.92

Results

- FOM: 1.59 pJ/bit for 15Gbps/lane
- Area Effective Digital circuit
- Spectral Efficient FPWM mediates BW limits